Export 241 results:
Sort by: Author [ Title (Asc)] Type Year
Filters: First Letter Of Last Name is C  [Clear All Filters]
A B [C] D E F G H I J K L M N O P Q R S T U V W X Y Z   [Show ALL]
[1510] Requeno, JI, Colom JM.  2014.  Timed and Probabilistic Model Checking over Phylogenetic Trees. 8th International Conference on Practical Applications of Computational Biology & Bioinformatics . Abstract
[State-of-the-art-93] Balbo, G, Silva M, Chiola G, Campos J, others.  1993.  The Timed Coloured Petri Net Formalism Position Paper. 14:3-60.
[BCM-TII-11] Bernardi, S, Campos J, Merseguer J.  2011.  Timing-failure risk assessment of UML design using Time Petri Net bound techniques. IEEE Transactions on Industrial Informatics. 7(1):90-104.
[1059] Olcoz, S, Colom JM.  1993.  Toward a Formal Semantics of IEEE Std. VHDL 1076. Euro-DAC’93 European Design Automation Conference with Euro-VHDL'93. :526-531.
[1521] Tolosana-Calasanz, R, Bañares JA, Colom JM.  2014.  Towards Petri net-based Economical Analysis for Streaming Applications executed over Cloud infrastructures. 11th International Conference on Economics of Grids, Clouds, Systems, and Services (GECON 2014).
[PCFB-LAT-13] Pérez, S, Campos J, Facchini H, Bisaro L.  2013.  Tuning Mechanism for IEEE 802.11e EDCA Optimization. IEEE Latin America Transactions. 11(4):1134-1142.
[1336] Colom, JM.  2001.  Verificación de propiedades en Redes de Petri. Sistemas Distribuidos: Modelos y Aplicaciones. :99-114.
[1051] Olcoz, S, Colom JM.  1993.  VHDL Through the Looking Glass. VHDL-Forum for CAD in Europe. :58-68.
[1068] Olcoz, S, Colom JM.  1994.  VHDL: A Discrete Event Simulation Hardware Description Language. 1994 International Conference on Simulation and Hardware Description Languages (SHDL'94). :128-134.